

IEEE Standard for System, Software, and Hardware Verification and Validation

IEEE Computer Society

Sponsored by the
Software and Systems Engineering Standards Committee

IEEE
3 Park Avenue
New York, NY 10016-5997
USA

IEEE Std 1012™-2016
(Revision of
IEEE Std 1012-2012/
Incorporates
IEEE Std 1012-2016/Cor1-2017)

IEEE Standard for System, Software, and Hardware Verification and Validation

Sponsor

Software and Systems Engineering Standards Committee
of the
IEEE Computer Society

Approved 28 September 2017

IEEE-SA Standards Board

Abstract: Verification and validation (V&V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&V life cycle process requirements are specified for different integrity levels. The scope of V&V processes encompasses systems, software, and hardware, and it includes their interfaces. This standard applies to systems, software, and hardware being developed, maintained, or reused (legacy, commercial off-the-shelf [COTS], non-developmental items). The term *software* also includes firmware and microcode, and each of the terms *system*, *software*, and *hardware* includes documentation. V&V processes include the analysis, evaluation, review, inspection, assessment, and testing of products.

Keywords: acceptance testing, architecture evaluation, component testing, concept documentation evaluation, criticality, criticality analysis, design evaluation, disposal plan evaluation, environmental verification and validation (V&V) factors, hardware life cycle, hardware V&V, hardware verification and validation, hazard analysis, IEEE 1012, implementation evaluation, independent verification and validation (IV&V), integration testing, integrity level, interface analysis, IV&V, minimum V&V tasks, nth of a kind, objective evidence, operating procedure evaluation, qualification testing, quality assurance, regression analysis, regression testing, requirements allocation analysis, requirements evaluation, reuse software, risk analysis, security analysis, software life cycle, software quality assurance (SQA), software V&V, software verification and validation, source code documentation evaluation, source code evaluation, SQA, stakeholder needs and requirements evaluation, system element interaction analysis, system life cycle, system maintenance strategy assessment, system of interest, system requirements evaluation, system V&V, system verification and validation, testing, traceability analysis, V&V, V&V measures, validation, verification

The Institute of Electrical and Electronics Engineers, Inc.
3 Park Avenue, New York, NY 10016-5997, USA

Copyright © 2017 by The Institute of Electrical and Electronics Engineers, Inc.
All rights reserved. Published 29 September 2017. Printed in the United States of America.

IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by The Institute of Electrical and Electronics Engineers, Incorporated.

PDF: ISBN 978-1-5044-1812-6 STD20911
Print: ISBN 978-1-5044-1813-3 STDPD20911

IEEE prohibits discrimination, harassment, and bullying.

For more information, visit <http://www.ieee.org/web/aboutus/whatis/policies/p9-26.html>.

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.